

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 11/16/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/642,654	08/19/2003	Toshio Miyazawa	520.39294CX1	3745	
20457	7590 11/16/2006	i	EXAMINER		
	LI, TERRY, STOUT H SEVENTEENTH ST	CHIEN,	CHIEN, LUCY P		
SUITE 1800		ART UNIT	PAPER NUMBER		
ARLINGTO	N, VA 22209-3873	2871			

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary		Applica	Application No. Applicant(s)						
		10/642,	654	MIYAZAWA ET AL.					
Office Action Summary			er	Art Unit					
		Lucy P.		2871					
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).									
Status	·	٠							
1)	Responsive to communication(s) filed	on .							
)⊠ This action is	non-final						
/									
٠,۵	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposition of Claims									
	Claim(s) 1.2.5 and 6 is/are pending in the application.								
	4a) Of the above claim(s) is/are withdrawn from consideration.								
•	5) Claim(s) is/are allowed.								
	6)⊠ Claim(s) <u>1,2,5,6,</u> is/are rejected. 7)□ Claim(s) is/are objected to.								
		an and/or alaction	roquiromont						
8) Claim(s) are subject to restriction and/or election requirement.									
Applicati	on Papers								
9) ☐ The specification is objected to by the Examiner.									
10)⊠ The drawing(s) filed on <u>19 August 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.									
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).									
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).									
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority u	inder 35 U.S.C. § 119								
12) ☑ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) ☑ All b) ☐ Some * c) ☐ None of:									
	1. Certified copies of the priority documents have been received.								
2. Certified copies of the priority documents have been received in Application No									
3. Copies of the certified copies of the priority documents have been received in this National Stage									
application from the International Bureau (PCT Rule 17.2(a)).									
* See the attached detailed Office action for a list of the certified copies not received.									
Attachmen									
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTC	2.040)	4) Interview Summa Paper No(s)/Mail						
	e of Draπsperson's Patent Drawing Review (PTC nation Disclosure Statement(s) (PTC-1449 or P			Patent Application (PTO-1	52)				
	r No(s)/Mail Date	,	6) Other:						

Art Unit: 2871

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 9/7/2006 has been entered.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-2, 5-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki et al 5933205 and Shimizu et al (US 5466641) in view of Hasegawa 50647Z9, in view of Takahashi et al 5712496, or Ipri 4597160.

The primary reference shows regarding claim 1: A liquid crystal display device provided with a pixel area on a substrate having a plurality of gate lines (see figure 10 and other), a plurality of drain lines 350, a plurality of thin film transistors (shown at the intersection and elsewhere land a plurality of pixel electrodes P20 (shown in figures 13-14 and elsewhere) corresponding to said plurality of thin film transistors, and a drive circuit area disposed at a periphery of said substrate and having a drive circuit 352 and

Art Unit: 2871

364 (described at the bottom of column 10 and elsewhere) for driving said plurality of thin film transistors, said plurality of thin film transistors comprising: polycrystalline silicon semiconductor layer 13 crystallized by laser annealing (Column 5, rows 23-25) and the concentration of impurities introduced into the polycrystalline silicon semiconductor layer by implantation (Column 6, rows 25-32) formed on said substrate 50, on said polycrystalline silicon semiconductor layer with a gate insulating film (shown in figures 14b and 14c) interposed therebetween, an insulating film 65 to cover said polycrystalline silicon semiconductor layer, said gate insulating film and said gate a polycrystalline a gate electrode 9 formed electrode, a drain electrode 72 formed on said insulating film and electrically connected to said polycrystalline silicon semiconductor layer, and a source electrode 71 formed on said insulating film, spaced from said drain electrode and electrically connected to said polycrystalline silicon semiconductor layer. However the reference lacks theunevenness of a surface of said polycrystalline silicon semiconductor layer being within 10% of a thickness of said polycrystalline silicon semiconductor layer, and variations of positions of peaks of depth distributions of concentration of impurities introduced into said polycrystalline silicon semiconductor layer to determine a conductivity type thereof being within 10% of said thickness of said polycrystalline silicon semiconductor layer, said positions of said peaks being with respect to a surface of said substrate.

The primary reference lacks regarding claim 2 the unevenness of said surface of said polycrystalline silicon semiconductor layer and said variations of positions of the peaks of depth distributions of concentration of the impurities are present under said gate insulting film.

Art Unit: 2871

The primary reference shows regarding claim 5: A liquid crystal display device provided with a pixel area on a substrate having a plurality of gate lines (see figure 10 and other), a plurality of drain lines 350, a plurality of thin film transistors (shown at the intersection and elsewhere land a plurality of pixel electrodes P20 (shown in figures 13-14 and elsewhere) corresponding to said plurality of thin film transistors, and a drive circuit area disposed at a periphery of said substrate and having a drive circuit 352 and 364 (described at the bottom of column 10 and elsewhere) for driving said plurality of thin film transistors, said plurality of thin film transistors comprising: a polycrystalline silicon semiconductor layer 13 formed on said substrate 50, a gate electrode 9 formed on said polycrystalline silicon semiconductor layer with a gate insulating 5lm (shown in figures 14b and 14c) interposed therebetween, an insulating film 65 to cover said polycrystalline silicon semiconductorlayer, said gate insulating film and said gate electrode, a drain electrode 72 formed on said insulating film and electrically connected to said polycrystalline silicon semiconductor layer, from said drain electrode and electrically connected to said polycrystalline silicon semiconductor layer, and a source electrode 71 formed on said insulating film, spaced

However, the reference lacks variations of positions of peaks of depth distributions of concentration of impurities introduced into said polycrystalline silicon semiconductor layer to determine a conductivity type thereof being within 10% of said thickness of said polycrystalline silicon semiconductor layer, said positions of said peaks being with respect to a surface of said substrate.

The primary reference lacks regarding claim 6 the variations of positions of the

Art Unit: 2871

peaks of depth distributions of concentration of the impurities are present under said gate insulating film. So the two missing element from the claims are the flatness of the layer and the evenness of the doping (the roughness under the gate electrode insulator is inherent as no one gets the roughness down to zero).

Shimizu et al discloses the same method of making the applicant's device wherein variations of positions of peaks of depth distriburtions of concentration of impurities introduced into the polycrystalline silicon semiconductor layer by implantation to determine a conductivity type thereof being within 10% of the thickness of the polycrystalline silicon semiconductor layer; the positions of the peaks being with respect to a surface of the substrate. In Applicant's specification [0111-0115] the surface of the PS-a is exposed to hydrogen fluoride, therefore to remove compound of silicon formed on the surface of the film therefore creating a smooth surface.

Shimizu et al discloses (Column 2, rows 25-45) the surface of the PS-a is exposed to hydrogen fluoride and then amorphous silicon film is deposited, annealed and crystallized therefore forming good film uniformity.

Regarding the smoothness, the secondary references indicate that keeping the surface smooth improves the device performance. Takahashi et al indicates that the roughness should be kept to a few nm in the abstract, which is less then 10% of the loonm thickness mentioned in the reference. Hasegawa indices that the surface should be smooth (as possible- abstract, and less than 10 angstroms in spec) and that that enables the ability to control doping depth (col. 6, lines 30-49). Ipri indicates creating a smooth surface is desirable and that it gives good device properties (abstract). Therefore in the device of Yamazaki it would have been obvious to one of ordinary skill

Art Unit: 2871

to retain as smooth a surface as possible (including within 100/c or better) for the purposes of better device properties as taught in any of the three secondary references.

The smooth surface should enable better control of doping depth, but also Hasegawa indicates discusses it as desirable (in the connection with the discussion of giving even device propedies it is described as an end goal).

It would have been obvious to one of ordinary skilled in the art to modify Yamazaki et al to include Shimizu et al's exposing hydrogen fluoride to the Ps-a and then amorphous silicon film is deposited, annealed and crystallized therefore forming good film uniformity to also include Takahashi et al, Hasegaw, and Ipri's desires of keeping the surface smooth to improve device performances.

Application/Control Number: 10/642,654 Page 7

Art Unit: 2871

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lucy P. Chien whose telephone number is 571-272-8579. The examiner can normally be reached on M-F 8:30-5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Nelms can be reached on (571)272-1787. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Lucy P Chien Examiner Art Unit 2871

> A La hlubbo ANDREW SCHECHTER PRIMARY EXAMINER